3.7.18 MemoryMappedGenericTimer

ARM Generic Timer. This model is written in LISA+.

MemoryMappedGenericTimer contains the following CADI targets:

  • MemoryMappedGenericTimer

MemoryMappedGenericTimer contains the following MTI components:

Table 3-217 Ports

Name Protocol Type Description
cntpsirq[8] 2.7.2 Signal protocol Master -
cntvalueb 2.6.1 CounterInterface protocol Slave For connection to MemoryMappedCounterModule.
pvbus_base_s[8] PVBus Slave -
pvbus_ctlbase_s PVBus Slave -
pvbus_el0base_s[8] PVBus Slave -
timer_reset 2.7.2 Signal protocol Slave Reset.

Table 3-218 Parameters for MemoryMappedGenericTimer

Name Type Default value Description
cntel0acr_implemented int 0x0 A bit-field of 8 bits, where bit {n} enables CNTEL0ACR for timer frame {n}
diagnostics int 0x0 Diagnostics
frame_security string "" Hard-wired/configurable security for frames (N/S/X, one character per timer frame)
num_timers int 0x1 Number of timer frames
Non-ConfidentialPDF file icon PDF version100964_1142_00_en
Copyright © 2014–2018 Arm Limited or its affiliates. All rights reserved.