9.5 VE - interrupt assignments for Cortex®‑R series

This section describes the interrupt assignments.

Table 9-7 Interrupt assignments for Cortex®‑R4 and Cortex‑R5

GIC IRQ ID SPI offset Device
32 0 Watchdog, SP805
34 2 Dual timer 0/1, SP804
35 3 Dual timer 2/3, SP804
36 4 Real-time Clock, PL031
41 9 MCI, PL180, MCIINTR0
42 10 MCI, PL180, MCIINTR1
43 11 AACI, PL041
44 12 KMI - Keyboard, PL050
45 13 KMI - Mouse, PL050
47 15 Ethernet, SMSC 91C111
75 16 Level 2 Cache Controller, PL310 Combined interrupt
76 14 Color LCD Controller, PL111
96 5 UART0, PL011
97 6 UART1, PL011
98 7 UART2, PL011
99 8 UART3, PL011

Table 9-8 Interrupt assignments for Cortex‑R7 and Cortex‑R8

GIC IRQ ID SPI offset Device
32 0 Watchdog, SP805
34 2 Dual timer 0/1, SP804
35 3 Dual timer 2/3, SP804
36 4 Real-time Clock, PL031
37 5 UART0, PL011
38 6 UART1, PL011
39 7 UART2, PL011
40 8 UART3, PL011
41 9 MCI, PL180, MCIINTR0
42 10 MCI, PL180, MCIINTR1
43 11 AACI, PL041
44 12 KMI - Keyboard, PL050
45 13 KMI - Mouse, PL050
46 14 Color LCD Controller, PL111
47 15 Ethernet, SMSC 91C111
Non-ConfidentialPDF file icon PDF version100964_1142_00_en
Copyright © 2014–2018 Arm Limited or its affiliates. All rights reserved.