3.8.1 AndGate

And Gate. This model is written in LISA+.

AndGate contains the following CADI targets:

  • AndGate

AndGate - about

This component implements a logical AND of two Signal input ports to generate a single output Signal. For example, you can use it to combine two interrupt signals.

Table 3-275 Ports

Name Protocol Type Description
input[2] 2.7.2 Signal protocol Slave 2 input signals to be AND'ed.
output 2.7.2 Signal protocol Master AND'ed output signal.
Non-ConfidentialPDF file icon PDF version100964_1161_00_en
Copyright © 2014–2019 Arm Limited or its affiliates. All rights reserved.