3.10.61 SP805_Watchdog

ARM Watchdog Module(SP805). This model is written in LISA+.

SP805_Watchdog contains the following CADI targets:

  • SP805_Watchdog

SP805_Watchdog contains the following MTI components:

Table 3-396 Ports

Name Protocol Type Description
clk_in ClockSignal Slave Clock input, typically 1MHz, driving master count rate.
irq_out Signal Master Interrupt signaling.
pvbus_s PVBus Slave Slave port for register access.
reset_in Signal Slave Reset signaling.
reset_out Signal Master Reset signaling.

Table 3-397 Parameters for SP805_Watchdog

Name Type Default value Description
simhalt bool 0x0 Halt on reset.
Non-ConfidentialPDF file icon PDF version100964_1180_00_en
Copyright © 2014–2019 Arm Limited or its affiliates. All rights reserved.