The models do not implement device accurate MicroTLBs, or system coprocessor registers related to MicroTLB state.