|Non-Confidential||PDF version||ARM 100965_1101_00_en|
|Home > SystemC Export with Multiple Instantiation > SystemC Export limitations > SystemC Export limitation on reentrancy|
Processor models, and the CCI400, MMU_400, and MMU_500 component models support reentrancy.
Reentrancy occurs when a component in an EVS
issues a blocking transaction to a SystemC peripheral that in turn generates another
blocking transaction back into the same component. This generation might come directly
or indirectly from a call to
wait() or by another
Virtual platforms including EVSs that comprise a processor model do support such reentrancy.
For models that do not support reentrancy, the virtual platform might show unpredictable behavior because of racing within the EVS component.