9.6 Instruction and data prefetching

Arm® Cortex®‑A series processors implement prefetching of instructions and data into caches to improve the cache hit rate and to reduce the number of cycles required to execute code. Fast Models supports modeling instruction and data prefetching independently, through the use of model parameters.

This section contains the following subsections:
Non-ConfidentialPDF file icon PDF version100965_1105_00_en
Copyright © 2014–2018 Arm Limited or its affiliates. All rights reserved.