4.3.2 MPS2 - memory map for models with the Arm®v8‑M additions

This section describes the MPS2 memory map for newer cores, with the Arm®v8‑M additions.

For standard Arm peripherals, see the TRM for that device.

Note:

  • A bus error is generated for accesses to memory areas not shown in this table.
  • Any memory device that does not occupy the total region is aliased within that region.

Table 4-2 Overview of MPS2 memory map

Description IDAU Modeled Address range
ZBTSRAM 1 (4MB) in Non-secure (NS) world. Reserved 8MB, only 4MB implemented. VTOR initialization value to be configurable in LAC). Second half (4MB) aliased to first half (4MB). NS Yes 0x00000000-0x007FFFFF
Not used. Default expansion port (MPS2 AHB subsystem): bus error or RAZ/WI. NS N/A 0x00800000-0x0FFFFFFF
ZBTSRAM 1 (4MB) in Secure (S) world. Reserved 8MB, only 4MB implemented. Second half (4MB) aliased to first half (4MB). S Yes 0x10000000-0x107FFFFF
Not used. Default expansion port: bus error. S N/A 0x10800000-0x1FFFFFFF
ZBTSRAM 2&3 (4MB) in NS world. Reserved 8MB, only 4MB implemented. For IoT subsystems, different cores have different memory sizes. Second half (4MB) aliased to first half (4MB). NS Yes 0x20000000-0x207FFFFF
Not used. Default expansion port (MPS2 AHB subsystem): bus error or RAZ/WI. NS N/A 0x20800000-0x20FFFFFF
PSRAM (16MB) NS Yes 0x21000000-0x21FFFFFF
Not used. Default expansion port (MPS2 AHB subsystem): bus error or RAZ/WI. NS N/A 0x22000000-0x23FFFFFF
MTB SRAM. Reserved 64KB, only 16KB implemented. Aliased to 0x0 for booting in RTL simulation. NS Yes 0x24000000-0x2400FFFF
Not used. Default expansion port (MPS2 AHB subsystem): bus error or RAZ/WI. NS N/A 0x24010000-0x2FFFFFFF
ZBTSRAM 2&3 (4MB) in S world. Reserved 8MB, only 4MB implemented. Second half (4MB) aliased to first half (4MB). S Yes 0x30000000-0x307FFFFF
Not used. Default expansion port: bus error. S N/A 0x30800000-0x30FFFFFF
Not used. No memory gating unit on PSRAM (16MB) path because it is shared with Ethernet control. Default expansion port: bus error. S N/A 0x31000000-0x31FFFFFF
Not used. Default expansion port: bus error. S N/A 0x30800000-0x3FFFFFFF
CMSDK APB subsystem: NS - 0x40000000-0x4000FFFF
  • Timer 0.
NS Yes
  • 0x40000000-0x40000FFF
  • Timer 1.
NS Yes
  • 0x40001000-0x40001FFF
  • Dual Timer.
NS Yes
  • 0x40002000-0x40002FFF
  • Not used.
NS N/A
  • 0x40003000-0x40003FFF
  • UART #0.
NS Yes
  • 0x40004000-0x40004FFF
  • UART #1.
NS Yes
  • 0x40005000-0x40005FFF
  • UART #2.
NS Yes
  • 0x40006000-0x40006FFF
  • Not used.
NS N/A
  • 0x40007000-0x40007FFF
  • Watchdog.
NS Yes
  • 0x40008000-0x40008FFF
  • Not used.
NS N/A
  • 0x40009000-0x4000F000
GPIO #0. NS Yes 0x40010000-0x40010FFF
GPIO #1. NS Yes 0x40011000-0x40011FFF
GPIO #2. NS Yes 0x40012000-0x40012FFF
GPIO #3. NS Yes 0x40013000-0x40013FFF
Default slave inside AHB peripheral subsystem. Default expansion port (MPS2 AHB subsystem): bus error or RAZ/WI. NS Yes 0x40014000-0x40017FFF
DMA Controller #0. NS Yes 0x40018000-0x40018FFF
DMA Controller #1. NS Yes 0x40019000-0x40019FFF
Default slave inside AHB peripheral subsystem. Default expansion port (MPS2 AHB subsystem): bus error or RAZ/WI. NS Yes 0x4001A000-0x40017FFF
CMSDK system controller. PMU control and remap registers unused. Only reset option (lockup reset) and rest info available. NS Yes 0x4001F000-0x4001FFFF
FPGA APB Subsystem (unused APB space: RAZ/WI): NS - 0x40020000-0x4002FFFF
  • PL022 (SPI).
NS Yes
  • 0x40020000-0x40020FFF
  • PL022 (SPI for LCD).
NS Partial
  • 0x40021000-0x40021FFF
  • SBCon I2C (Touch for LCD).
NS Partial
  • 0x40022000-0x40022FFF
  • SBCon I2C (Audio configuration).
NS Yes
  • 0x40023000-0x40023FFF
  • Audio I2S.
NS Partial
  • 0x40024000-0x40024FFF
  • Not used.
NS N/A
  • 0x40025000-0x40027FFF
  • FPGA system control & I/O (LEDs, buttons...).
NS Yes
  • 0x40028000-0x40028FFF
  • Not used.
NS N/A
  • 0x40029000-0x4002EFFF
  • SCC registers.
NS Yes
  • 0x4002F000-0x401FFFFF
Ethernet. NS Partial 0x40200000-0x402FFFFF
Not used. Default expansion port (MPS2 AHB subsystem): bus error or RAZ/WI. NS N/A 0x40300000-0x40FFFFFF
VGA console. NS Yes 0x41000000-0x4100FFFF
VGA image. NS Yes 0x41100000-0x4113FFFF
Not used. Default expansion port (MPS2 AHB subsystem): bus error or RAZ/WI. NS N/A 0x41140000-0x4FFFFFFF
CMSDK APB subsystem: S - 0x50000000-0x5000FFFF
  • Timer 0.
S Yes
  • 0x50000000-0x50000FFF
  • Timer 1.
S Yes
  • 0x50001000-0x50001FFF
  • Dual Timer.
S Yes
  • 0x50002000-0x50002FFF
  • Not used.
S N/A
  • 0x50003000-0x50003FFF
  • UART #0.
S Yes
  • 0x50004000-0x50004FFF
  • UART #1.
S Yes
  • 0x50005000-0x50005FFF
  • UART #2.
S Yes
  • 0x50006000-0x50006FFF
  • Not used.
S N/A
  • 0x50007000-0x50007FFF
  • Watchdog.
S Yes
  • 0x50008000-0x50008FFF
  • Not used.
S N/A
  • 0x50009000-0x5000F000
GPIO #0 S Yes 0x50010000-0x50010FFF
GPIO #1 S Yes 0x50011000-0x50011FFF
GPIO #2 S Yes 0x50012000-0x50012FFF
GPIO #3 S Yes 0x50013000-0x50013FFF
Default slave. Default expansion port: bus error. S Yes 0x50014000-0x50017FFF
DMA Controller #0. S Yes 0x50018000-0x50018FFF
DMA Controller #1. S Yes 0x50019000-0x50019FFF
Default slave. Default expansion port: bus error. S Yes 0x5001A000-0x5001EFFF
CMSDK system controller. PMU control and remap registers unused. Only reset option (lockup reset) and rest info available. S Yes 0x5001F000-0x5001FFFF
FPGA APB subsystem: S - 0x50020000-0x5002FFFF
  • PL022 (SPI).
S Yes
  • 0x50020000-0x50020FFF
  • PL022 (SPI for LCD).
S Partial
  • 0x50021000-0x50021FFF
  • SBCon I2C (touch for LCD).
S Partial
  • 0x50022000-0x50022FFF
  • SBCon I2C (audio configuration).
S Yes
  • 0x50023000-0x50023FFF
  • Audio I2S.
S Partial
  • 0x50024000-0x50024FFF
  • Not used.
S N/A
  • 0x50025000-0x50027FFF
  • FPGA system control & I/O (LEDs, buttons...).
S Yes
  • 0x50028000-0x50028FFF
  • Not used.
S N/A
  • 0x50029000-0x5002EFFF
  • SCC registers.
S Yes
  • 0x5002F000-0x501FFFFF
Ethernet. S Partial 0x50200000-0x502FFFFF
Not used. Default expansion port: bus error. S N/A 0x50300000-0x50FFFFFF
VGA console. S Yes 0x51000000-0x5100FFFF
VGA image. S Yes 0x51100000-0x5113FFFF
Not used. Default expansion port: bus error. S N/A 0x51140000-0x57FFFFFFS
Secure APB subsystem: S - 0x58000000-0x5800FFFF
  • TRNG / PRNG.
S Yes
  • 0x58000000-0x58000FFF
  • Unique ID or Secure storage.
S Yes
  • 0x58001000-0x58006FFF
  • Secure Control Registers.
S Yes
  • 0x58007000-0x58007FFF
  • Flash memory gating unit configuration (mapped to AHB port for CODE region in the bus matrix, not APB).
S Yes
  • 0x58008000-0x58009FFF
  • SRAM memory gating unit configuration (mapped to AHB port for SRAM region in the bus matrix, not APB).
S Yes
  • 0x5800A000-0x5800DFFF
  • Reserved.
S N/A
  • 0x5800E000-0x5800EFFF
  • Reserved.
S N/A
  • 0x5800F000-0x5800FFFF
Not used. Default expansion port: bus error. S N/A 0x50010000-0x5FFFFFFF
Not used. Default expansion port (MPS2 AHB subsystem): bus error or RAZ/WI. NS N/A 0x60000000-0x6FFFFFFF
Not used. Default expansion port: bus error. S N/A 0x70000000-0x7FFFFFFF
Not used. Default expansion port (MPS2 AHB subsystem): bus error or RAZ/WI. NS N/A 0x800000000-0x8FFFFFFF
Not used. Default expansion port: bus error. S N/A 0x90000000-0x9FFFFFFF
Not used. Default expansion port (MPS2 AHB subsystem): bus error or RAZ/WI. NS N/A 0xA0000000-0xAFFFFFFF
Not used. Default expansion port: bus error. S N/A 0xB0000000-0xBFFFFFFF
Not used. Default expansion port (MPS2 AHB subsystem): bus error or RAZ/WI. NS N/A 0xC0000000-0xCFFFFFFF
Not used. Default expansion port: bus error. S N/A 0xD0000000-0xDFFFFFFF
Not used. Default expansion port (MPS2 AHB subsystem): bus error or RAZ/WI. NS N/A 0xE0000000-0xEFFFFFFF
System ROM table. Exempted from checking. Exempt Yes 0xF0000000-0xF0000FFF
Not used. Default expansion port: bus error. Exempt N/A 0xF0001000-0xF00FFFFF
Not used. Default expansion port (MPS2 AHB subsystem): bus error or RAZ/WI. NS N/A 0xF0100000-0xF01FFFFF
MTB SFR address space. NS Yes 0xF0200000-0xF0200FFF
Reserved. This region is non-executable. NS N/A 0xF0210000-0xF0213FFF
Not used. Default expansion port (MPS2 AHB subsystem): bus error or RAZ/WI. NS N/A 0xF0214000-0xFFFFFFFF
Non-ConfidentialPDF file icon PDF version100966_1102_00_en
Copyright © 2014–2017 Arm Limited (or its affiliates). All rights reserved.