4.1 Clocks and resets

The following table lists the clock and reset signals.

Table 4-1 Clock and reset signals

Signal Direction Description
rst_n Input Asynchronous global reset (active LOW).
rng_clk TRNG engine clock.
Non-ConfidentialPDF file icon PDF versionARM 100976_0000_00_en
Copyright © 2017 ARM Limited or its affiliates. All rights reserved.