4.3 Interrupts

The following table lists the interrupt signals.

Table 4-3 Interrupts

Signal Direction Description
cc_host_int_req Output This signal connects to an interrupt on the host processor. Asserted HIGH until the host processor acknowledges the interrupt by writing to the RNG_ICR register.
Non-ConfidentialPDF file icon PDF versionARM 100976_0000_00_en
Copyright © 2017 ARM Limited or its affiliates. All rights reserved.