2.2.8 System interface

The GFC-100 system interface comprises several system I/O ports that are separate from its interfaces.

Interrupt request

GFC-100 generates an interrupt request that indicates to the system master that an important event in GFC-100 has occurred. The interrupt is active‑HIGH. It is cleared by accessing registers in GFC-100, and acknowledging the reason for the interrupt, see 3.4.4 IRQ_STATUS_CLR.

Flash Power Ready

When the P‑Channel master sets the embedded Flash power to ON, GFC-100 asserts the flash_pwr_rdy signal. This signal is sent to the process‑specific part GFB slave so that it can initiate any start‑up sequence that requires the embedded Flash to be fully functional.

All the other interfaces operate without any restrictions. The transfers from the AHB‑Lite slave interface are forwarded to the GFB, but transfers are blocked when the command ready indication signal fready is pulled LOW until the initialization finishes.

Non-ConfidentialPDF file icon PDF version101059_0000_02_en
Copyright © 2017, 2018 Arm Limited or its affiliates. All rights reserved.