2.2.1 CoreLink SSE-050 Subsystem for Embedded

The SSE-050 subsystem contains the following components:

  • A Cortex®-M3 processor.
  • Configurable Debug and Trace.
  • Multilayer AMBA AHB-Lite interconnect.
  • Memory system.
  • Two APB timers.

The following figure shows the SSE-050 subsystem, with other IP, in an example design.

Figure 2-1 SSE-050 Subsystem for Embedded example design
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Non-ConfidentialPDF file icon PDF version101063_0200_00_en
Copyright © 2017, 2018 Arm Limited or its affiliates. All rights reserved.