|Home > Introduction > Features of the SSE-200|
The SSE-200 contains the following components:
Two Cortex®-M33 processors:
For more information, see the Arm® Cortex®-M33 Processor Technical Reference Manual.
Secure AMBA® interconnect:
Multiple banks of SRAM.
One bank of SRAM functions as Tightly Coupled Memory (TCM).
APB peripherals with security support:
Three general-purpose timers with configurable security. One timer is on the 32KHz domain and two are on the SYSCLK PD_SYS domain.
Power Dependency Control Matrix (PDCM).