2.1.1 Overview

The SSE-200 components are organized into the following blocks or elements:

Note:

The provided system components only form part of the finished SoC. Arm expects the system designer to extend and customize the subsystem for their application requirements.

The top-level view of the subsystem elements and the AHB5 and APB bus interconnections is shown in the following figure. The following abbreviations are used in the figure:

ACG
AHB5 Access Control Gate.
EAM
AHB5 Exclusive Access Monitor.
MHU
Message Handling Unit.
MPC
AHB5 Memory Protection Controller.
MSC
Master Security Controller.
PCSM
Power Control State Machine.
PIK
Power Integration Kit.
PPC
APB Peripheral Protection Controller.
Figure 2-1 Top-level element interconnections
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Non-ConfidentialPDF file icon PDF version101104_0200_00_en
Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved.