A.5.4 Master security expansion interface

The following table lists the master security expansion signals.

Table A-16 Master security expansion

Signal name Width Direction Description
SMSCEXPSTATUS 16 Input

MSC Interrupt Status input. Each bit N must be connected to a single MSC <N> where N is 0-15.

These are associated with the S_MSCEXP_STATUS field in the SECMSCINTSTAT register.

The top-level parameter MSCEXP_DIS allows each individual bit of the interface to be disabled.

SMSCEXPCLEAR 16 Output

MSC Interrupt Clear output. Each bit N must be connected to a single MSC <N> where N is 0-15.

These are associated with the S_MSCEXP_CLR field in the SECMSCINTCLR register.

The top-level parameter MSCEXP_DIS allows each individual bit of the interface to be disabled.

NSMSCEXP 16 Output

MSC Non-secure configuration. Each bit N must be connected to a single MSC <N> where N is 0-15. Set to HIGH to configure a master as Non-secure. Reset value = 0. This means that all expansion masters connected to this interface are Secure. Access should be blocked to the system until the processor configures security.

These are associated with the NS_MSCEXP field in the NSMSCECP register

The top-level parameter MSCEXP_DIS allows each individual bit of the interface to be disabled.

Non-ConfidentialPDF file icon PDF version101104_0200_00_en
Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved.