1.3.3 Interrupt controller architecture

The SSE-200 implements the Arm® Nested Vectored Interrupt Controller (NVIC).

See the Arm® Cortex®-M33 Processor Technical Reference Manual for more information.

Non-ConfidentialPDF file icon PDF version101123_0200_00_en
Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved.