3.6.4 Interrupt Control Status Register

This register controls and indicates the current status of the COM Port interrupt functionality.

The ICSR characteristics are:

Usage constraints
There are no usage constraints.
Configurations
Only present in the Internal APBCOM. Otherwise this register is RES0.
Attributes
32-bit read/write memory-mapped register located at offset 0x10.

The following figure shows the bit assignments.

Figure 3-9 ICSR bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following table shows the bit assignments.

Table 3-10 ICSR bit assignments

Bits Name Function
[31] RXFIS RxEngine FIFO interrupt status. The possible values of this bit are:
0x0

RxEngine FIFO interrupt has not occurred.

0x1

RxEngine FIFO interrupt has occurred.

This bit is RES0 in the External COM Port modules.

This bit is read/write-one-to-clear. This bit cannot be cleared while there is a triggering condition, such as RXFIL = 1 and RxFIFO is full.

This bit resets to 0x0.

[30:20] - res0.
[19:16] RXFIL RxEngine FIFO interrupt level select. The possible values of this field are:
0x0

RxEngine FIFO interrupts disabled.

0x1-0xF

Generate RxEngine FIFO interrupt when the RxEngine FIFO is full. This occurs when the number of bytes stored reaches the value defined by FIDRXR.RXFD.

This field is RES0 in the External COM Port modules.

This field is read/write.

This field resets to 0x1.

[15] TXFIS TxEngine FIFO interrupt status. The possible values of this bit are:
0x0

TxEngine FIFO interrupt has not occurred.

0x1

TxEngine FIFO interrupt has occurred.

This bit is RES0 in the External COM Port modules.

This bit is read/write-one-to-clear. This bit cannot be cleared while there is a triggering condition, such as TXFIL = 1 and TxFIFO is empty.

This bit resets to 0x0.

[14:4] - res0.
[3:0] TXFIL TxEngine FIFO interrupt level select. The possible values of this field are:
0x0

TxEngine FIFO interrupts disabled.

0x1-0xF

Generate TxEngine FIFO interrupt when the TxEngine FIFO has less than the specified number of bytes remaining to process.

Note:

If TXFIL is set to a value higher than 1, the IRQ will be continuously generated. See 2.4.4 APB interface from the servicing agent to the Internal APBCOM.
This field is RES0 in the external COM Port modules.

This field is read/write.

This field resets to 0x0.

Non-ConfidentialPDF file icon PDF version101130_0002_02_en
Copyright © 2018 Arm Limited or its affiliates. All rights reserved.