A.1 Signals for the sdc600_apbcom_ext

The following tables show the signals of the ADIv6 External APBCOM component.

Table A-1 External APBCOM, system signals

Name Direction Description
PCLK Input The main clock. All signal timings are related to the rising edge.
PRESET_N Input Active-LOW reset signal.

Remote reboot request disable signal from the application that drives the read-only SR.RRDIS bit of the external COM Port components.

It provides control to an application or the lifecycle state management of the chip to prevent rebooting the target system through the SDC-600 when it is no longer needed.

CDC synchronizer flops are implemented inside the module for this input, so changing the value of this signal during operation is allowed.

If this feature is not required, Arm recommends that you disable it so that this feature is not exposed to the debugger.


COM Port enable that drives the read-only SR.PEN bit of the External COM Port components.

If not set:

  • Writes to DR and DBR are ignored.
  • Reads of DR and DBR behave as if the RxEngine FIFO would be empty.

It is expected to be a static configuration, therefore no CDC synchronizer flops are implemented inside the module for this input.

Table A-2 External APBCOM, APB4 signals

Name Direction Description
PADDR_S[11:0] Input Address bus.
PWRITE_S Input Indicates the direction of the data transfer. When HIGH, write is enabled. When LOW, read is enabled.
PSEL_S Input When HIGH, the APB slave is selected.
PENABLE_S Input Starts the APB transfer one cycle after PSEL.
PWDATA_S [31:0] Input The data input of the APB slave when PWRITE_S is HIGH.
PRDATA_S [31:0] Output The selected slave drives this bus when PWRITE_S is LOW.
PREADY_S Output The APBCOM uses this ready signal to extend the transfer. Its inactive state is LOW.
PSLVERR_S Output The APBCOM uses this error signal to indicate that an error occurred during the transfer and the transfer was aborted.

Table A-3 External APBCOM, CWI-RX signals

Name Direction Description
RX_VALID Input Data valid.
RX_READY Output Data ready. Indicates the completion of a transfer.
RX_DATA[7:0] Input Data line from Internal APBCOM’s TxEngine.
RX_LINKEST Input Link established signal from Internal APBCOM.
RX_LINKUP Output Linkup indicated to Internal APBCOM.

Table A-4 External APBCOM, CWI-TX signals

Name Direction Description
TX_VALID Output Data valid.
TX_READY Input Data ready. Indicates the completion of a transfer.
TX_DATA[7:0] Output Data line to Internal APBCOM’s RxEngine.
TX_LINKEST Output Link established signal to Internal APBCOM.
TX_LINKUP Input Linkup indicated from Internal APBCOM.

Table A-5 External APBCOM, Powerup Request signals

Name Direction Description
REMPUR Output Remote powerup request to the power control unit.
REMPUA Input Remote powerup acknowledge from the power control unit.
REMRR Output Remote reboot request to the power control unit.
REMRA Input Remote reboot acknowledge from the power control unit.

Table A-6 External APBCOM, Q-Channel for clock signals

Name Direction Description
CLK_QREQ_N Input Asynchronous quiescence request signal for the clock.
CLK_QACCEPT_N Output When LOW, the quiescent request is accepted for the clock.
CLK_QDENY Output When HIGH, the quiescent request is denied for the clock.
CLK_QACTIVE Output When HIGH, indicates to the controller that the component requires the clock.

Table A-7 External APBCOM, miscellaneous signals

Name Direction Description
DP_ABORT Input When an APB transfer takes more time than expected, the DP is able to abort the transfer. When HIGH, the transfer either finishes normally in deterministic short time or is aborted.
PWAKEUP_S Input Wakeup request. Indicates that a new transaction is placed or about to be placed on the APB slave interface. This signal is assumed to stay asserted for the entire length of PSEL_S. It is guaranteed by the APB master to be glitch-free, and is used to drive CLK_QACTIVE.
Non-ConfidentialPDF file icon PDF version101130_0002_02_en
Copyright © 2018 Arm Limited or its affiliates. All rights reserved.