3.7.2 Integration Mode Control Register

This register is used to enable the Integration Mode.

The ITCTRL characteristics are:

Usage constraints
There are no usage constraints.
Configurations
Only available in the ADIv6 variant.
Attributes
32-bit read/write memory-mapped register.

The following figure shows the bit assignments.

Figure 3-14 ITCTRL bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following table shows the bit assignments.

Table 3-16 ITCTRL bit assignments

Bits Name Function
[31:1] - res0.
[0] IME Integration Mode Enable. When set, the APBCOM enters integration mode, which allows integration testing to be performed. The possible values of this bit are:
0x0

Functional mode.

0x1

Integration test mode.

This bit resets to 0x0.

Non-ConfidentialPDF file icon PDF version101130_0002_02_en
Copyright © 2018 Arm Limited or its affiliates. All rights reserved.