2.3.3 External APBCOM for systems with Integrated Cortex-M DAP

This is the external-side APBCOM component for systems with Integrated Cortex-M DAP.

This component provides APB access to a duplex COM Wire Interface (CWI) link for low-bandwidth communication.

It is a CoreSight™ ROM Table that includes COM functionality and is recognized by the debugger as such. The ROM table entry is used in the CoreSight discovery process, and would normally point to the debug components of the attached processor core. The single entry in this ROM table must be configured to point to the target processor core's ROM table.

It has Powerup and Reboot Request interfaces to request power for the internal side or to send a request to reboot the servicing agent.

This component uses an APB bus. The following figure shows the port connections:

Figure 2-6 External APBCOM for systems with Integrated Cortex-M DAP
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


See 3.4 Control and Status Register Map for sdc600_apbcom_ext_rom for information about the address map configuration.

Non-ConfidentialPDF file icon PDF version101130_0002_02_en
Copyright © 2018 Arm Limited or its affiliates. All rights reserved.