3.3 Implementation Identification Register, PPU_IIDR

The PPU_IIDR register provides information about the implementer and implementation of the PPU.

Usage constraintsThere are no usage constraints.
ConfigurationsAvailable in all configurations.
AttributesSee 3.2 Register summary.

The following figure shows the bit assignments.

Figure 3-1 PPU_IIDR bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

The following table shows the bit assignments.

Table 3-2 PPU_IIDR bit assignments

Bits Name Default Description
[31:20] PRODUCT_ID 0x0B6 Identifies the PPU component.
[19:16] VARIANT 0x0 Product variants, or major revisions of the product.
[15:12] REVISION 0x0 Minor revisions of the product.
[11:0] IMPLEMENTER 0x43B

Implementer identification.

[11:8]The JEP106 continuation code of the implementer.
[7]Always 0.
[6:0]The JEP106 identity code of the implementer.

For an Arm implementation, bits[11:0] are 0x43B.

Non-Confidential - BetaPDF file icon PDF version101150_0000_00_en
Copyright © 2018 Arm Limited (or its affiliates). All rights reserved.