2.2 About the LPD-P P-Channel Distributor

The Low Power Distributor P-Channel (LPD-P) component enables a P-Channel controller to control, and potentially sequence, multiple P-Channel devices.

The LPD-P supports from 1-8 device P-Channel interfaces and can be configured to operate in the following modes:

P-Channel expander
The controller P-Channel transition request is broadcast to all device P-Channels, in parallel. The transition requests that are sent to the devices can complete in any order.
P-Channel sequencer
A controller P-Channel transition request is passed sequentially to each device P-Channel. Each transition request must complete before the LPD-P can send a transition request to the next device.

The following figure shows the main interfaces on the LPD-P.

Figure 2-3 LPD-P overview
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

The control P-Channel (ctrl_* signals) receives power mode requests from the P-Channel controller. The LPD-P uses the device P-Channels (dev<X>_* signals) to send the power mode requests to the devices. The LPD-P uses clk_qactive_o to indicate when it requires a clock signal, clk.

The control P-Channel supports the all the PPU power modes and 16 operating modes. The ctrl_pactive_o[P_CH_PACTIVE_LEN−1:0] outputs are the logical OR of the multiple device inputs, dev<X>_pactive_i[P_CH_PACTIVE_LEN−1:0]. The path from the dev<X>_pactive_i signals to the ctrl_pactive_o output is a combinatorial path.

During implementation, you can configure which dev<X>_pactive_i inputs are included in the OR function. See 2.2.4 PACTIVE remapping for more information.

The clk_qactive_o is a Q-Channel signal that is HIGH:

The type of response that the LPD-P generates to the controller depends on the responses that the LPD-P receives from the devices:

System implementations of the LPD-P in non-PCSA compliant architectures are limited to a maximum PSTATE length of 4 bits (16 power modes). The PSTATE[7:4] bits are reserved for PCSA operating modes.

Input resynchronization

The LPD-P supports optional resynchronization on either or both the controller and device interfaces. The LPD-P can also be configured to set the device PSTATE value, one clock cycle before the LPD-P asserts dev<X>_preq_o.

This section contains the following subsections:
Non-Confidential - BetaPDF file icon PDF version101150_0000_00_en
Copyright © 2018 Arm Limited (or its affiliates). All rights reserved.