7.3.4 Block LUT index register, BLK_IDX

The BLK_IDX register controls the index pointer that selects each group of 32 blocks.

Usage constraintsAccessible only from Secure state. If CTRL.SEC_CFG_LOCK == 1, then BLK_IDX is a read-only register.
ConfigurationsAvailable in all configurations. However, for MPC configurations where ADDR_WIDTH − BLK_CFG.BLK_SIZE < 11, then this register is reserved.
AttributesSee 7.2 Register summary.

The following figure shows the bit assignments.

Figure 7-4 BLK_IDX bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following table shows the bit assignments.

Table 7-5 BLK_IDX bit assignments

Bits Name Default Description
[31:LUT_ADDR_WIDTH] - - Reserved, RAZ/WI.
[LUT_ADDR_WIDTH – 1:0]

Note:

Where:

LUT_ADDR_WIDTH = ADDR_WIDTH – BLK_CFG.BLK_SIZE – 10.

BLK_IDX 0 Returns the index value that the MPC uses for accesses to the block-based LUT, using the BLK_LUT register.
Non-ConfidentialPDF file icon PDF version101526_0100_02_en
Copyright © 2019 Arm Limited or its affiliates. All rights reserved.