6.2 Bridge configuration options

The bridge components have design options that configure some AXI signal widths and the presence of synchronization logic on the Q-Channel inputs. You can also configure the presence of a register slice on each AXI channel.

When implementing the Access Control Gate, Sync-Down Bridge, or Sync-Up Bridge in an SoC, you can configure:

Non-ConfidentialPDF file icon PDF version101526_0100_02_en
Copyright © 2019 Arm Limited or its affiliates. All rights reserved.