|Home > MPC functional description > MPC interrupts|
The MPC has a level-sensitive interrupt output, irq, that can indicate the occurrence of a security violation.
If a security violation occurs when irq is LOW, the MPC saves information about the violation in the IRQ_STAT, IRQ_INFO1, and IRQ_INFO2 registers. Also, if the IRQ_EN register bit is set to 1 and the corresponding irq_enable_* signal is HIGH, then the MPC sets the irq interrupt HIGH. The irq signal remains HIGH until the IRQ_CLEAR register is written to.
If the IRQ_SET register bit is set to 0, a debugger can use the irq_enable_* signals to prevent interrupt generation when it accesses memory regions. The irq_enable_rd signal controls whether the MPC can set irq HIGH when a security violation occurs during a read transaction. The irq_enable_wr signal controls whether the MPC can set irq HIGH when a security violation occurs during a write transaction.