A Self-Tuning DVS Processor Using Delay-Error Detection and Correction II

Research paper

In this paper, we present the implementation and silicon measurements results of a 64bit processor fabricated in 0.18Nm technology . The processor employs a delay-error detection and correction scheme called Razor to eliminate voltage safety margins and scale voltage 120mV below the first failure point. It achieves 44% energy savings over the worst case operating conditions for a 0.1% targeted error rate at a fixed frequency of 120MHz.

This document is only available in a PDF version.

Copyright © 2009 ARM Limited. All rights reserved. ARM ARP0017A