Worst-Case Design and Margin for Embedded SRAM

Research paper

An important aspect of Design for Yield for embedded SRAM is identifying the expected worst case behavior in order to guarantee that sufficient design margin is present. Previously, this has involved multiple simulation corners and extreme test conditions. It is shown that statistical concerns and device variability now require a different approach, based on work in Extreme Value Theory. This method is used to develop a lower-bound for variability-related yield in memories.

This document is only available in a PDF version.

Copyright © 2009 ARM Limited. All rights reserved. ARM ARP0025A