| |||
| Home > AC and DC Parameters > Output enable and disable times | |||
Figure 7.20 shows the output enable and disable times due to a HIGHZ TAP instruction. Figure 7.21 shows the output enable and disable times due to data scanning.The timing parameters used in Figure 7.20 and Figure 7.21 are listed in Table 7.20.
Figure 7.20 shows the Tbse, output enable time, parameter and Tbsz, output disable time, when the HIGHZ TAP instruction is loaded into the instruction register.
Figure 7.21 shows the Tbse, output enable time, parameter and Tbsz, output disable time when data scanning, due to different logic levels being scanned through the scan cells for ABE and DBE.