Writes to the Reset and Pause module are generated from the Peripheral Bus Controller Module. Figure 1.2 shows the Reset and Pause module APB write cycle.

The access lasts for two cycles, starting in C1 and completing in C2. Pause can be reset by the BnRES, NFIQ, or NIRQ signals.