1.1. Overview

The Timer module connects to the Advanced Peripheral Bus. Figure 1.1 shows a block diagram of this module.

Figure 1.1. Timer module block diagram

This implementation consists of two major sections comprising:

The timer module has a series of memory-mapped locations that allow the state of the timer module to be read from and written to via the APB.

Copyright © 1995-1997 ARM Limited. All rights reserved.ARM DDI 0049C
Non-Confidential