ARM7TDMI-S Technical Reference Manual
(Rev 3)
Home
>
Memory Interface
> Data timed signals
3.5. Data timed signals
The data timed signals are:
WDATA[31:0]
RDATA[31:0]
ABORT
.