B.4.4. Interrupt timing

As with all ARM7TDMI-S signals, the interrupt signals nIRQ and nFIQ are sampled on the rising edge of CLK.

When you are converting an ARM7TDMI hard macrocell design where the ISYNC signal is asserted LOW, add a synchronizer to the design to synchronize the interrupt signals before they are applied to the ARM7TDMI-S.

Copyright © ARM Limited 1998-2000. All rights reserved.ARM DDI 0084F
Non-Confidential