3.3.5. Coprocessor register transfer cycles

During a coprocessor register transfer cycle, the ARM7TDMI-S uses the data buses to transfer data to or from a coprocessor. A memory cycle is not required and the memory controller does not initiate a transaction.

The coprocessor interface is described in Chapter 4 Coprocessor Interface.

Copyright © ARM Limited 1998-2000. All rights reserved.ARM DDI 0084F
Non-Confidential