| |||
| Home > Memory Interface > Bus cycle types > Coprocessor register transfer cycles | |||
During a coprocessor register transfer cycle, the ARM7TDMI-S uses the data buses to transfer data to or from a coprocessor. A memory cycle is not required and the memory controller does not initiate a transaction.
The coprocessor interface is described in Chapter 4 Coprocessor Interface.