5.3. IDC Enable/Disable and Reset

The IDC is automatically disabled and flushed on BnRES. Once enabled, cacheable read accesses causes lines to be placed in the cache.

To enable the IDC
  1. Make sure that the MMU is enabled first by setting bit 0 in the Control register.

  2. Enable the IDC by setting bit 2 in the Control register. The MMU and IDC may be enabled simultaneously with a single write to the control register.

To disable the IDC
  1. Clear bit 2 in the Control register.

  2. Perform a flush by writing to the Cache Operations register.

Copyright © 1997, 1998 ARM Limited. All rights reserved.DDI 0087E