5.1.3. DC operation

The C bit in the ARM720T Control Register and the Cacheable bit in the MMU page tables only affect loading data into the Cache. The Cache is always searched regardless of these two bits. If the data is found it is used, so when the cache is disabled, it should also be flushed.

Copyright © 1997, 1998 ARM Limited. All rights reserved.DDI 0087E