| Copyright © 1997, 1998 ARM Limited. All rights reserved. | DDI 0087E |
| Non-Confidential | |
 PDF version | |
| Home > Instruction and Data Cache (IDC) > Overview of the Instruction and Data Cache > Read-lock-write |
| |||
| Home > Instruction and Data Cache (IDC) > Overview of the Instruction and Data Cache > Read-lock-write | |||
The IDC treats the Read-Locked-Write instruction as a special case.
always forces a read of external memory, regardless of whether the data is contained in the cache.
is treated as a normal write operation. If the data is already in the cache, the cache is updated.
Externally, the two phases are flagged as indivisible by asserting the BLOK signal.
| Copyright © 1997, 1998 ARM Limited. All rights reserved. | DDI 0087E |
| Non-Confidential | |
| PDF version | |
| Home > Instruction and Data Cache (IDC) > Overview of the Instruction and Data Cache > Read-lock-write |