5.2.1. Software IDC flush

The entire IDC may be marked as invalid by writing to the Cache Operations Register (R7). The cache is flushed immediately the register is written, but note that the two instruction fetches following may come from the cache before the register is written.

Copyright © 1997, 1998 ARM Limited. All rights reserved.DDI 0087E