8.4.2. The JTAG state machine

The process of serial test and debug is best explained in conjunction with the JTAG state machine. Figure 8.3 shows the state transitions that occur in the TAP controller. The state numbers are also shown on the diagram.

Figure 8.3. Test access port (TAP) controller state transitions

Copyright © 1997, 1998 ARM Limited. All rights reserved.DDI 0087E