9.1.2. EmbeddedICE timing

The EXTERN1 and EXTERN0 inputs are sampled by EmbeddedICE on the falling edge of ECLK. Sufficient set-up and hold time must therefore be allowed for these signals.

Copyright © 1997, 1998 ARM Limited. All rights reserved.DDI 0087E
Non-Confidential