In this first example, the following code sequence is executed:

LDR R0, [R1]

ADD R2, R0, R1

The ADD instruction cannot start until the data is returned from the load. The ADD instruction therefore, has to delay entering the execute stage of the pipeline by one cycle. The behavior on the instruction memory interface is shown in Multiplier cycle counts.

Figure 11.1. Single load interlock timing