2.1. APB Signals

The Keyboard and Mouse Interface peripheral is connected to the APB bus as a slave. Table 2.1: APB signal descriptions describes the APB signals used.

Table 2.1. APB signal descriptions

NameTypeSource/DestinationDescription
BnRESInReset Controller

System Reset Clock

Initiates a cold reset.

PA[5:2]InAPB Bus

APB Address

Internal register map address source.

PD[7:0]BiDirAPB Bus

APB Data

Driven by APB bridge during writes, driven by the peripheral during reads.

PSELInAPB Bus

APB Slave Select

When HIGH, this signal indicates that this peripheral is currently selected for access.

PSTBInAPB Bus

APB Strobe

Times all APB bus transfers.

PWRITEInAPB Bus

APB Write/Read

Defines the access type. Write when HIGH, read when LOW.

Copyright © 1996-1998 ARM Limited. All rights reserved.ARM DDI 0096B
Non-Confidential