3.4.1. Signal timing

Assertion (the falling edge) of BnRES is asynchronous to BCLK. De-assertion (the rising edge) of BnRES is synchronous to the falling edge of BCLK. BnRES is only asserted during a Power-On Reset condition, caused by the assertion of the POReset signal. The POReset input is an asynchronous input, and hence a synchronizing d-type is required to eliminate propagation of metastable values. Figure 3.23 shows the operation of the BnRES signal with respect to the state machine states and an example POReset input signal.

Figure 3.23. BnRES timing

Copyright © 1998-1999 ARM Limited. All rights reserved.ARM DDI 0138D
Non-Confidential