4.3.4. SCITOCR:[2](+0x8c)

SCITOCR is the test output capture register and is a read-only register that provides observation of the non-AMBA outputs of the SCI. Table 4.5 shows bit assignments for SCITOCR.

Table 4.5. SCITOCR register read bits

BitNameTypeDescription
13SCIDEACACKReadTest observation for primary output of deactivation acknowledgement to the PMU. This bit is cleared to 0 by default on reset by BnRES.
12SCIINTRReadTest observation for OR of interrupts source. This bit is cleared to 0 by default on reset by BnRES.
11SCITXTIDEINTRReadTest observation for SCITXTIDEINTR
10SCIRXTIDEINTRReadTest observation for SCIRXTIDEINTR
9SCIRTOUTINTRReadTest observation for SCIRTOUTINTR
8SCICHTOUTINTRReadTest observation for SCICHTOUTINTR
7SCIBLKTOUTINTRReadTest observation for SCIBLKTOUTINTR
6SCIATRDTOUTINTRReadTest observation for SCIATRDTOUTINTR
5SCITRSTOUTINTRReadTest observation for SCITRSTOUTINTR
4SCITXERRINTRReadTest observation for SCITXERRINTR
3SCICARDDNINTRReadTest observation for SCICARDDNINTR
2SCICARDUPINTRReadTest observation for SCICARDUPINTR
1SCICARDOUTINTRReadTest observation for SCICARDOUTINTR
0SCICARDININTRReadTest observation for SCICARDININTR
Copyright © 1999 ARM Limited. All rights reserved.ARM DDI 0148B
Non-Confidential