4.3.11. SCISTATE:[4](+0xa8)

SCISTATE is the control state machine status register and returns the current state of the control state machine. Table 4.12 shows bit assignments for SCISTATE.

Table 4.12. SCISTATE register read bits

BitNameTypeDescription
[15:0]SCISTATEReadStatus of control state machine states.
Copyright © 1999 ARM Limited. All rights reserved.ARM DDI 0148B
Non-Confidential