3.3.10. SCIFR: [4] (+0x24)

SCIFR is the flag register and is a read-only register which contains four bits that indicate the status of the transmit and receive FIFOs. Table 3.11 shows bit assignments for SCIFR.

Table 3.11. SCIFR register read bits

Bits

Name

Type

Function

3

RXFE

Read

RXFIFO empty status.

2

RXFF

Read

RXFIFO full status.

1

TXFE

Read

TXFIFO empty status.

0

TXFF

Read

TXFIFO full status.

Copyright © 1999 ARM Limited. All rights reserved.ARM DDI 0148B
Non-Confidential