3.3.11. SCIRXTIME: [16] (+0x28)

SCIRXTIME is the receive read timeout register and stores the receive read timeout value.

An SCIRTOUT interrupt is triggered if the receive FIFO contains at least one character, and no characters have been read for a time corresponding to SCIRXTIME Smart Card clock cycles.

Writing a value of zero is illegal. Table 3.12 shows bit assignments for SCIRXTIME.

Table 3.12. SCIRXTIME register read/write bits

Bits

Name

Type

Function

15:0

RXTIME

Read/write

Receive read timeout value.

Table 3.13 lists the range and resolution of the timeout value for various Smart Card clock frequencies.

Table 3.13. RXTIME ranges and resolutions

Frequency

Range (approx)

Resolution

10 MHz

0-6 ms

0.1 μs

5 MHz

0-13 ms

0.2 μs

1 MHz

0-65 ms

1 μs

500 kHz

0-131 ms

2 μs

Copyright © 1999 ARM Limited. All rights reserved.ARM DDI 0148B
Non-Confidential