3.3.17. SCIATRDTIME: [16] (+0x40)

SCIATRDTIME is the maximum duration of the ATR character stream register. It defines the receive timeout threshold for the duration of the ATR sequence, from the start bit of the first ATR character until the end of the ATR block. This is specified in elementary time units (etus) and should be programmed to 19200 etus, as per the current specifications. On timeout, this timer will set an SCIATRDTOUTINTR interrupt.

In normal operation this interrupt will be disabled, after the full ATR block has been received, by setting the ATRDEN bit in SCICR1 to 0 using a software routine. Table 3.19 shows bit assignments for SCIATRSTIME.

Table 3.19. SCIATRSTIME register read/write bits

Bits

Name

Type

Function

15:0

ATRDTIME

Read/write

ATR reception duration timeout threshold from the start bit of the first ATR character.

Copyright © 1999 ARM Limited. All rights reserved.ARM DDI 0148B
Non-Confidential