3.3.19. SCICHTIME: [16] (+0x48)

SCICHTIME is the character to character timeout register. It defines the maximum time in etus between the leading edge of two consecutive characters for both T0 (character) and T1 (block) protocols. It is also in force during reception of the ATR.

For T0, the time between characters is termed the Work Waiting Time.

For T1, the time between characters is termed the Character Waiting Time (CWT), and the respective characters must reside in the same block.

Note

For T0, the SCICHTIME is effectively offset by 12 etus internally, so the value to be programmed into the SCICHTIME register should be required timeout period in etus minus 12. For T1, the SCICHTIME is effectively offset by 11 etus internally, so the value to be programmed into the SCICHTIME register should be required timeout period in etus minus 11.

Failure to meet the SCICHTIME results in setting the interrupt SCICHTOUTINTR. Table 3.21 shows bit assignments for SCICHTIME.

Table 3.21. SCICHTIME register read/write bits

Bits

Name

Type

Function

15:0

SCICHTIME

Read/write

Defines the time for character timeout.

Copyright © 1999 ARM Limited. All rights reserved.ARM DDI 0148B
Non-Confidential