3.3.8. SCITXCOUNT/SCITXCOUNTCLR: [5/0] (+0x1c)

SCITXCOUNT/SCITXCOUNTCLR is the transmit FIFO count/transmit FIFO count clear register. It returns the number of characters (including any character currently being transmitted) in the transmit FIFO when read, and flushes the transmit FIFO when written (with any value).

If there is an unsuccessful transmission when using the T0 protocol, the interface generates a TXERR interrupt and stops transmitting. Before any further characters can be transmitted or received, the error condition must be cleared by flushing the transmit FIFO. Table 3.9 shows bit assignments for SCITXCOUNT/SCITXCOUNTCLR.

Table 3.9. SCITXCOUNT/SCITXCOUNTCLR register read/write bits

Bits

Name

Type

Function

4:0

TXCOUNT

Read

Transmit FIFO count.

0

TXCOUNTCLR

Write

Transmit FIFO count clear.

Copyright © 1999 ARM Limited. All rights reserved.ARM DDI 0148B
Non-Confidential