| Copyright © 2000, 2001 ARM Limited. All rights reserved. | ARM DDI 0151C |
| Non-Confidential | |
 PDF version | |
| Home > Caches, Write Buffer, and Physical Address TAG (PA TAG) RAM > Drain write buffer |
| |||
| Home > Caches, Write Buffer, and Physical Address TAG (PA TAG) RAM > Drain write buffer | |||
You can drain the write buffer under software control, so that further instructions are not executed until the write buffer is drained, using the following methods:
store to nonbufferable memory
load from noncachable memory
MCR drain write buffer:
MCR p15,0,Rd,c7,c10,4
The write buffer is also drained before performing the following less controllable activities, which you must consider as implementation-defined:
fetch from noncachable memory
DCache linefill
ICache linefill.
| Copyright © 2000, 2001 ARM Limited. All rights reserved. | ARM DDI 0151C |
| Non-Confidential | |
| PDF version | |
| Home > Caches, Write Buffer, and Physical Address TAG (PA TAG) RAM > Drain write buffer |